

FIG. 1A





FIG. 1B



**FIG. 2**




FIG. 3





FIG. 4





**FIG. 7**







FIG. 8





**FIG. 9**  
 (PRIOR ART)




**FIG. 10**  
 (PRIOR ART)












FIG. 15







FIG. 16




**FIG. 17**



**FIG. 18**





The diagram illustrates a differential signal processing circuit. It features two identical signal paths, each starting with an input signal 'IN' (2001) passing through a capacitor 'C1' (2003). The signal then splits into two branches: one through a resistor 'R2005' to the gate of a PMOS transistor 'U2011', and another through a resistor 'R2007' to the gate of an NMOS transistor 'U2019'. The gates of both transistors are biased by a 'tap0' signal. The NMOS transistor 'U2019' is further biased by a 'tap1' signal through resistor 'R2021'. The sources of both transistors are connected to ground. The drains of 'U2011' and 'U2019' are connected to a common load resistor 'V1' (2031), which is biased by a 'vdc=Vcm' signal. The output signals are 'VhpAdj IN' (2023) and 'VhpAdj OUT' (2025) for the PMOS path, and 'VhpAdj IN' (2027) and 'VhpAdj OUT' (2029) for the NMOS path. The circuit is labeled with 'LONG CHANNEL TRIODE DEVICE' for both signal paths.





FIG. 23






FIG. 24




FIG. 25





FIG. 26



SWITCH SIZING:  
 N:  $w=1.8\mu$ ,  $L=0.25\mu$ ,  $m=2$   
 P:  $w=2\mu$ ,  $L=0.25\mu$ ,  $m=8$








FIG. 29






**FIG. 31**

PROGRAMMABLE GAIN AMPLIFIER (PGA)



**FIG. 32**

COARSE AND FINE PGA GAIN SETTINGS







**FIG. 34**

PEAK TO RMS RATIOS FOR 100Base-TX AND GIGABIT

CABLE LENGTH [m]	100Base TX	GIGABIT, 100 OHM	GIGABIT, 85 OHM	GIGABIT, 115 OHM
0	3.691281	4.193192	4.193192	4.193192
20	3.806628	4.501316	4.362110	4.291369
40	3.877284	4.528136	4.457336	4.429949
60	3.894216	4.733644	4.695307	4.646305
80	4.055372	4.878569	4.847844	4.810019
100	4.225522	4.983545	4.991296	4.968900
120	4.357733	5.134131	5.194401	5.154263
140	4.556012	5.266919	5.380943	5.366309
160	4.764462	-	-	-

$$\begin{aligned} \text{TARGET } E(|x|) &= \text{A/D CLIPPING LEVEL} \times (E(|x|)/\text{RMS}) / (\text{PEAK}/\text{RMS}) \\ &= 127 \times 0.7979/5.2 = 20 \end{aligned}$$